

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
27 June 2002 (27.06.2002)

PCT

(10) International Publication Number
WO 02/51217 A2(51) International Patent Classification⁷:

H05K

(74) Agents: SANFORD T. COLB & CO. et al.; P.O. Box 2273, 76122 Rehovot (IL).

(21) International Application Number: PCT/IL01/01183

(81) Designated States (national): AE, AG, AL, AM, AT, AU,

(22) International Filing Date:

19 December 2001 (19.12.2001)

AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(30) Priority Data:

140482
09/758,90621 December 2000 (21.12.2000) IL
11 January 2001 (11.01.2001) US

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US): SHELL-CASE LTD. [IL/IL]; Manhat Technology Park, P.O. Box 48328, 96251 Jerusalem (IL).

(72) Inventor; and


(75) Inventor/Applicant (for US only): BADIHI, Avner [IL/IL]; 6 Nataf Street, 90804 Mobile Post Harei Yehuda (IL).

Published:

— without international search report and to be republished upon receipt of that report

[Continued on next page]

(54) Title: PACKAGED INTEGRATED CIRCUITS AND METHODS OF PRODUCING THEREOF



WO 02/51217 A2

(57) Abstract: A packaged integrated circuit and method for producing thereof, including an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, a package enclosing the integrated circuit substrate and defining first and second planar surfaces generally parallel to the substrate plane and a plurality of electrical contacts, each connected to the electrical circuitry at the substrate plane, at least some of the plurality of electrical contacts extending onto the first planar surface and at least some of the plurality of electrical contacts extending onto the second planar surface.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PACKAGED INTEGRATED CIRCUITS AND METHODS OF PRODUCING

THEREOF

FIELD OF THE INVENTION

5 The present invention relates to integrated packaging, packaged integrated circuits and methods of producing packaged integrated circuits.

REFERENCE TO CO-PENDING APPLICATIONS

Applicants hereby claim priority of Israel Patent Application No. 140,482, filed December 21, 2001, entitled "Packaged Integrated Circuits and Methods of Producing 10 Thereof", and U.S. Patent Application Serial No. 09/758,906 filed January 11, 2001, entitled "Packaged Integrated Circuits and Methods of Producing Thereof".

BACKGROUND OF THE INVENTION

Various types of packaged integrated circuits are known in the prior art. The following patents and published patent applications of the present inventor and the 15 references cited therein are believed to represent the state of the art:

US Patent Nos. 4,551,629; 4,764,846; 4,794,092; 4,862,249; 4,984,358; 5,104,820; 5,126,286; 5,266,833; 5,546,654; 5,567,657; 5,612,570; 5,657,206; 5,661,087; 5,675,180; 5,703,400; 5,837,566; 5,849,623; 5,857,858; 5,859,475; 5,869,353; 5,888,884; 5,891,761; 5,900,674; 5,938,45; 5,985,695; 6,002,163; 6,046,410; 20 6,080,596; 6,092,280; 6,098,278; 6,124,637; 6,134,118.

EP 490739 A1; JP 63-166710

WO 85/02283; WO 89/04113; WO 95/19645

The disclosures in the following publications:

"Three Dimensional Hybrid Wafer Scale Integration Using the GE High 25 Density Interconnect Technology" by R.J. Wojnarowski, R.A. Fillion, B. Gorowitz and R. Saia of General Electric Company, Corporate Research & Development, P.O. Box 8, Schenectady, N.Y. 12301, USA, International Conference on Wafer Scale Integration, 1993.

"M-DENSUS", Dense-Pac Microsystems, Inc., Semiconductor International, 30 December 1997, p. 50;

"Introduction to Cubic Memory, Inc." Cubic Memory Incorporated, 27 Janis Way, Scotts Valley, CA. 95066, USA;

“A Highly Integrated Memory Subsystem for the Smaller Wireless Devices” Intel(r) Stacked-CSP, Intel Corporation, January 2000;

“Product Construction Analysis (Stack CSP)”, Sung-Fei Wang, ASE, R & D Group, Taiwan, 1999;

5 “Four Semiconductor Manufacturers Agree to Unified Specifications for Stacked Chip Scale Packages”, Mitsubishi Semiconductors, Mitsubishi Electronics America, Inc., 1050 East Arques Avenue, Sunnyvale, CA 94086, USA;

“Assembly & Packaging, John Baliga, Technology News, Semiconductor International, December 1999;

10 “<6 mils Wafer Thickness Solution (DBG Technology)”, Sung-Fei Wang, ASE, R & D Group, Taiwan, 1999;

“Memory Modules Increase Density”, DensePac MicroSystems, Garden Grove, California, USA, Electronics Packaging and Production, p. 24, November 1994;

15 “First Three-Chip Staked CSP Developed”, Semiconductor International, January 2000, p. 22;

“High-Density Packaging: The Next Interconnect Challenge”, Semiconductor International, February 2000, pp. 91 - 100;

“3-D IC Packaging”, Semiconductor International, p. 20, May 1998;

20 “High Density Pixel Detector Module Using Flip Chip and Thin Film Technology” J. Wolf, P. Gerlach, E. Beyne, M. Topper, L. Dietrich, K.H. Becks, N. Wermes, O. Ehrmann and H. Reichl, International System Packaging Symposium, January 1999, San Diego;

“Copper Wafer Bonding”, A. Fan, A. Rahman and R. Rief, Electrochemical and Solid State Letters, 2(10), pp. 534 - 536, 1999;

25 “Front-End 3-D Packaging”, J. Baliga, Semiconductor International, December 1999, p 52,

are also believed to represent the state of the art.

SUMMARY OF THE INVENTION

30 The present invention seeks to provide improved packaged integrated circuits and methods for producing same.

There is thus provided in accordance with a preferred embodiment of the

present invention a packaged integrated circuit including an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, a package enclosing the integrated circuit substrate and defining first and second planar surfaces generally parallel to the substrate plane and a plurality of electrical contacts, each 5 connected to the electrical circuitry at the substrate plane, at least some of the plurality of electrical contacts extending onto the first planar surface and at least some of the plurality of electrical contacts extending onto the second planar surface.

Further in accordance with a preferred embodiment of the present invention the package is a chip-scale package.

10 Additionally in accordance with a preferred embodiment of the present invention the package includes at least one portion which is at least partially transparent to visible radiation. Alternatively the package includes at least one portion which is partially transparent to infra-red radiation.

15 There is also provided in accordance with another preferred embodiment of the present invention a packaged integrated circuit assembly including a packaged integrated circuit including an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, a package enclosing the integrated circuit substrate and defining first and second planar surfaces generally parallel to the substrate plane and a plurality of electrical contacts, each connected to the electrical circuitry at 20 least some of the plurality of electrical contacts extending onto the first planar surface and at least some of the plurality of electrical contacts extending onto the second planar surface and at least one additional electrical circuit element mounted onto and supported by the second planar surface and electrically coupled to at least one of the plurality of electrical contacts extending therealong.

25 Further in accordance with a preferred embodiment of the present invention the additional electrical circuit element includes an electrical component selected from the group consisting of: passive electrical elements, light generating elements, heat generating elements, light detecting elements, integrated circuits, hybrid circuits, environmental sensors, radiation sensors, micromechanical sensors, mechanical 30 actuators and force sensors.

Additionally in accordance with a preferred embodiment of the present invention the package includes at least one portion which is at least partially transparent

to visible radiation. Alternatively the package includes at least one portion which is at least partially transparent to infra-red radiation.

Still further in accordance with a preferred embodiment of the present invention the package is a chip-scale package.

5 There is further provided in accordance with a preferred embodiment of the present invention a method for producing packaged integrated circuits. The method includes producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, providing wafer scale packaging enclosing the integrated circuit substrate and defining first and second planar surfaces
10 generally parallel to the substrate plane, forming on the wafer scale packaging a plurality of electrical contacts, each connected to the electrical circuitry at the substrate plane, at least some of the plurality of electrical contacts extending onto the first planar surface and at least some of the plurality of electrical contacts extending onto the second planar surface and separating the integrated circuit substrate in the wafer scale
15 packaging into a plurality of individual chip packages.

Further in accordance with a preferred embodiment of the present invention the plurality of individual chip packages are chip scale packages.

Additionally in accordance with a preferred embodiment of the present invention the package includes at least one portion which is at least partially transparent to visible radiation. Alternatively the package includes at least one portion which is at least partially transparent to infra-red radiation.

20 There is also provided in accordance with yet another preferred embodiment of the present invention a method for producing packaged integrated circuit assemblies. The method includes producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, providing wafer scale packaging enclosing the integrated circuit substrate and defining first and second planar surfaces generally parallel to the substrate plane, forming on the wafer scale packaging a plurality of electrical contacts, each connected to the electrical circuitry, at least some of the plurality of electrical contacts extending onto the first planar surface and at least
25 some of the plurality of electrical contacts extending onto the second planar surface, separating the integrated circuit substrate in the wafer scale packaging into a plurality of individual chip packages and mounting onto the at second planar surface of at least one
30

of the plurality of individual chip packages, at least one additional electrical circuit element, the at least one additional electrical circuit element being supported by the second planar surface and electrically coupled to at least one of the plurality of electrical contacts extending therealong.

5 Further in accordance with a preferred embodiment of the present invention the additional electrical circuit element includes an electrical component selected from the group consisting of: passive electrical elements, light generating elements, heat generating elements, light detecting elements, integrated circuits, hybrid circuits, environmental sensors, radiation sensors, micromechanical sensors, mechanical 10 actuators and force sensors.

Additionally in accordance with a preferred embodiment of the present invention the package includes at least one portion which is at least partially transparent to visible radiation. Alternatively the package includes at least one portion which is at least partially transparent to infra-red radiation.

15 There is further provided in accordance with yet another preferred embodiment of the present invention a method for producing packaged integrated circuit assemblies. The method includes producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, providing wafer scale packaging enclosing the integrated circuit substrate and defining first and second planar 20 surfaces generally parallel to the substrate plane, forming on the wafer scale packaging a plurality of electrical contacts, each connected to the electrical circuitry, at least some of the plurality of electrical contacts extending onto the first planar surface and at least some of the plurality of electrical contacts extending onto the second planar surface, mounting onto the at second planar surface of the wafer scale packaging, at least one 25 additional electrical circuit element, the at least one additional electrical circuit element being supported by the second planar surface and electrically coupled to at least one of the plurality of electrical contacts extending therealong and separating the integrated circuit substrate in the wafer scale packaging into a plurality of individual chip packages.

30 Further in accordance with a preferred embodiment of the present invention the additional electrical circuit element includes an electrical component selected from the group consisting of: passive electrical elements, light generating elements, heat

generating elements, light detecting elements, integrated circuits, hybrid circuits, environmental sensors, radiation sensors, micromechanical sensors, mechanical actuators and force sensors.

Additionally in accordance with a preferred embodiment of the present invention the package includes at least one portion which is at least partially transparent to visible radiation. Alternatively the package includes at least one portion which is at least partially transparent to infra-red radiation.

BRIEF DESCRIPTION OF THE DRAWINGS

10 The present invention will be understood and appreciated more fully from the following detailed description, taken in conjunction with the drawings in which:

Fig. 1 is a simplified pictorial illustration of a chip-scale packaged integrated circuit constructed and operative in accordance with a preferred embodiment of the present invention;

15 Figs. 2A, 2B and 2C are simplified pictorial illustrations of three examples of packaged integrated circuit assemblies constructed and operative in accordance with a preferred embodiment of the present invention;

20 Figs. 3A and 3B are simplified illustrations of a first series of stages in the production of chip-scale packaged integrated circuits in accordance with a preferred embodiment of the present invention;

Figs. 3C, 3D, 3E and 3F, are simplified sectional illustrations of a first series of stages in the production of chip-scale packaged integrated circuits in accordance with a preferred embodiment of the present invention;

25 Fig. 4A is a simplified pictorial illustration of an in-production packaged wafer following the stage illustrated in Fig. 3F and following a first grooving stage;

Fig. 4B is a simplified pictorial illustration of an in-production packaged wafer following the stages illustrated in Figs. 3F and 4A and following a second grooving stage;

30 Figs. 5A, 5B, 5C, 5D and 5E are simplified sectional illustrations taken along lines VI - VI in Fig. 4A of a second series of stages in the production of chip-scale packaged integrated circuits in accordance with a preferred embodiment of the present invention;

Figs. 6A, 6B, 6C, 6D and 6E are simplified sectional illustrations taken along lines V - V in Fig. 4B of the second series of stages in the production of chip-scale packaged integrated circuits in accordance with a preferred embodiment of the present invention; and

5 Figs. 7A and 7B taken together illustrate apparatus and methodologies for producing integrated circuit devices in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

10 Reference is now made to Fig. 1, which is a simplified pictorial illustration of a chip-scale packaged integrated circuit constructed and operative in accordance with a preferred embodiment of the present invention. Fig. 1 illustrates a preferred embodiment of integrated circuit device constructed and operative in accordance with a preferred embodiment of the present invention and includes a relatively thin and 15 compact, environmentally protected and mechanically strengthened packaged integrated circuit 10, having a multiplicity of electrical contacts plated along edge surfaces and planar surfaces thereof.

In contrast with prior art devices, such as those described in applicant's published PCT application WO 95/19645, the packaged integrated circuit shown in Fig. 20 1 is characterized in that it has electrical contacts 12 extending along a first planar surface 14 thereof and also has electrical contacts 16 extending along an oppositely facing second planar surface 18 thereof. This arrangement enables the packaged integrated circuit to be conveniently mounted in a stacked arrangement.

25 As seen in Fig. 1, the packaged integrated circuit 10 includes a plurality of generally planar edge surfaces which extend non-perpendicularly with respect to planar surfaces 14 and 18. These edge surfaces include first and second edge surfaces 20 and 22, each of which intersects the plane of a silicon substrate 24 on which is formed an integrated circuit 26 and extends from a location slightly beyond that plane to planar surface 14.

30 There are also provided third and fourth edge surfaces 30 and 32, each of which intersects the plane of silicon substrate 24 and extends from a location slightly beyond that plane to planar surface 18. There are also provided fifth and sixth edge

surfaces 40 and 42, neither of which intersects the plane of silicon substrate 24. Each of edge surfaces 40 and 42 intersects a respective one of surfaces 30 and 32 and extends therefrom to planar surface 14. There are additionally provided seventh and eighth edge surfaces 50 and 52, neither of which intersects the plane of silicon substrate 24. Each of 5 edge surfaces 50 and 52 intersects a respective one of surfaces 20 and 22 and extends therefrom to planar surface 18.

It is seen that contacts 12 extend along respective edge surfaces 20 and 22 and onto planar surface 14 and are in electrical contact with edges of pads 60 extending from silicon substrate 24 in the plane thereof. It is also seen that contacts 16 extend 10 along respective edge surfaces 30 and 32 and onto planar surface 18 and are in electrical contact with edges of pads 62 extending from silicon substrate 24 in the plane thereof.

Reference is now made to Figs. 2A, 2B and 2C, which are simplified pictorial illustrations of three examples of packaged integrated circuit assemblies constructed and operative in accordance with a preferred embodiment of the present invention.

15 Fig. 2A illustrates a packaged integrated circuit 70 having mounted onto a planar surface 72 thereof, a plurality of other electrical devices, such as integrated circuits 78 and 74. It is seen that, for example, integrated circuit 74 electrically engages a pair of contacts 76 formed on planar surface 72, while integrated circuit 78 electrically engages six contacts 76 formed on planar surface 72.

20 Fig. 2B illustrates a packaged integrated circuit 80 having mounted onto a planar surface 82 thereof, a plurality of other electrical devices, such as four integrated circuits 84. It is seen that, for example, integrated circuits 84 each electrically engage a pair of contacts 86 formed on planar surface 82.

25 Fig. 2C illustrates a pair of packaged integrated circuits 90 and 92 mounted in a stacked arrangement, wherein contacts 94 of integrated circuit 92 are in electrical contact with corresponding contacts 96 of integrated circuit 90. It is appreciated that stacks having more than two integrated circuits of this type may be provided and that the integrated circuits need not be stacked in registration with each other, thus providing branched stacks.

30 Reference is now made to Figs. 3A, 3B, 3C, 3D, 3E and 3F, which are simplified pictorial and sectional illustrations of a first series of stages in the production of chip-scale packaged integrated circuits in accordance with a preferred embodiment of

the present invention.

In accordance with a preferred embodiment of the present invention, and as illustrated in Figs. 3A, 3B and 3C a complete silicon wafer 120 having a plurality of finished dies 122 formed thereon by conventional techniques, is bonded at its active 5 surface 124 to a protective insulating cover plate 126 via a layer 128 of epoxy. The insulating cover plate 126 typically comprises glass, quartz, sapphire or any other suitable insulative substrate. Fig. 3A illustrates the initial mutual arrangement of cover plate 126 and wafer 120, Fig. 3B illustrates the final placement and Fig. 3C shows the bonding in a sectional illustration.

10 The cover plate 126 may be opaque or transparent or may be colored or tinted in order to operate as a spectral filter. Alternatively, a dichroic or colored spectral filter may be formed on at least one surface of the cover plate 126.

15 It is appreciated that certain steps in the conventional fabrication of silicon wafer 120 may be eliminated when the wafer is used in accordance with the present invention. These steps include the provision of via openings above pads, wafer back grinding and wafer back metal coating.

20 The complete silicon wafer 120 may be formed with an integral color filter array by conventional lithography techniques at any suitable location therein. Prior to the bonding step of Figs. 3A, 3B & 3C, a filter may be formed and configured by conventional techniques over the cover plate 126, such that the filter plane lies between 25 cover plate 126 and the epoxy layer 128.

Following the bonding step described hereinabove, the silicon wafer 120 is preferably ground down to a decreased thickness, typically 100 microns, as shown in Fig. 3D. This reduction in wafer thickness is enabled by the additional mechanical 25 strength provided by the bonding thereof of the insulating cover plate 126.

Following the reduction in thickness of the wafer, which is optional, the wafer is etched, using a photolithography process, along its back surface along predetermined dice lines which separate the individual dies. Etched channels 130 are thus produced, which extend entirely through the thickness of the silicon substrate, typically 100 30 microns thick. The etched wafer is shown in Fig. 3E.

The aforementioned etching typically takes place in conventional silicon etching solution, such as a combination of 2.5% hydrofluoric acid, 50% nitric acid, 10%

acetic acid and 37.5% water, so as to etch the silicon down to the field oxide layer, as shown in Fig. 3E.

The result of the silicon etching is a plurality of separated dies 140, each of which includes silicon of thickness of about 100 microns.

5 As seen in Fig. 3F, following the silicon etching, a second insulating packaging layer 142 is bonded over the dies 140 on the side thereof opposite to insulating packaging layer 126. A layer 144 of epoxy lies between the dies 140 and the layer 142 and epoxy also fills the interstices defined by etched channels 130 between dies 140. In certain applications, the packaging layer 142 and the epoxy layer 144 are both 10 transparent in the relevant spectral wavebands, such as, the visible waveband or the infrared waveband.

15 The sandwich of the etched wafer 120 and the first and second insulating packaging layers 126 and 142 is then partially cut along lines 150, lying along the interstices between adjacent dies 140 to define notches along the outlines of a plurality of pre-packaged integrated circuits. It is noted that lines 150 are selected such that the edges of the dies along the notches are distanced from the outer extent of the silicon 140 by at least a distance d, as shown in Fig. 3F.

20 It is noted that partial cutting of the sandwich of Fig. 3F along lines 150 exposes edges of a multiplicity of pads on the silicon wafer 120, which pad edges, when so exposed, define contact surfaces on dies 140. These contact surfaces are in electrical contact with the contacts, such as contacts 12 or 16 shown in Fig. 1 and are designated in Fig. 1 by reference numerals 60 or 62 respectively.

25 It is a particular feature of the present invention that notches are formed in the sandwich of Fig. 3F in a grid pattern, wherein notches in a first direction are formed inwardly from a first planar surface of the sandwich and cut through the plane of the active surface of silicon substrate 120 and notches in a second direction, orthogonal to the first direction are formed inwardly from a second planar surface of the sandwich, parallel to the first planar surface and opposite thereto, and also cut through the plane of the active surface of silicon substrate 120.

30 Fig. 4A illustrates notching of the sandwich of Fig. 3F, producing notches 180 which extend typically inwardly from substrate 142 and engaging a plane 160 of the active surface of silicon substrate 120. Fig. 4B illustrates notching of the sandwich of

Fig. 4A, producing notches 181 inwardly from substrate 126. It is seen that the notches 181 of Fig. 4B extend perpendicularly to notches 180 of Figs. 4A & 4B and that both notches 180 and 181 pass through plane 160.

Reference is now made to Figs. 5A, 5B, 5C, 5D & 5E which are simplified 5 sectional illustrations taken along lines V - V in Fig. 4A and lines VI - VI in Fig. 4B of a second series of stages in the production of chip-scale packaged integrated circuits in accordance with a preferred embodiment of the present invention.

Fig. 5A is a sectional illustration of the sandwich of Fig. 3F, which illustrates more clearly than in Fig. 3F, the dies 140 and pads 172 extending outwardly thereof in 10 the plane 160 (Figs. 4A and 4B). The remaining structural elements shown in Fig. 3F are identified by the same reference numerals in Fig. 5A.

Fig. 5B shows the notches 180 illustrated in Fig. 4A.

Fig. 5C illustrates a preferred cross sectional configuration of a notch 180 produced by partially cutting as described hereinabove in connection with Fig. 4A. 15 Vertical lines 182 indicate the intersection of the notch 180 with the pads 172, defining exposed sectional pad surfaces 62 (Fig. 1). Vertical lines 184 indicate the location of a subsequent final cut which separates the dies into individual integrated circuits at a later stage.

Fig. 5D illustrates the formation of metal contacts 16 (Fig. 1) along the edges 20 30 and 32 and part of the surface 18 (Fig. 1). These contacts, which may be formed by any suitable metal deposition technique, are seen to extend inside notch 180, thus establishing electrical contact with surfaces 62 of pads 172.

It is noted that metal contacts are formed onto the dies in electrical contact with surfaces 62 of pads 172 without first separating the dies into individual chips.

25 Fig. 5E illustrates subsequent dicing of the individual dies on the wafer, along the lines 184, subsequent to metal contact formation thereon, into individual pre-packaged integrated circuit devices.

Reference is now made to Figs. 6A, 6B, 6C, 6D and 6E, which are simplified sectional illustrations taken along lines V - V in Fig. 4B of the second series of stages in 30 the production of chip-scale packaged integrated circuits in accordance with a preferred embodiment of the present invention.

Fig. 6A is a sectional illustration of the sandwich of Fig. 3F, which illustrates

more clearly than in Fig. 3F, the dies 140 and the pads 272 extending outwardly thereof in the plane 160 (Figs. 4A and 4B) in directions perpendicular to the directions along which extend pads 172. The remaining structural elements shown in Fig. 3F are identified by the same reference numerals in Fig. 6A.

5 Fig. 6B shows the notches 181 illustrated in Fig. 4B.

Fig. 6C illustrates a preferred cross sectional configuration of a notch 181 produced by partially cutting as described hereinabove in connection with Fig. 4B. Vertical lines 282 indicate the intersection of the notch 181 with pads 272, defining exposed sectional pad surfaces 60 (Fig. 1). Vertical lines 284 indicate the location of a 10 subsequent final cut which separates the dies into individual integrated circuits at a later stage.

Fig. 6D illustrates the formation of metal contacts 12 (Fig. 1) along the edges 20 and 22 and part of the surface 14 (Fig. 1). These contacts, which may be formed by any suitable metal deposition technique, are seen to extend inside notch 181, thus 15 establishing electrical contact with surfaces 60 of pads 272.

It is noted that metal contacts are formed onto the dies in electrical contact with surfaces 60 of pads 272 without first separating the dies into individual chips.

Fig. 6E illustrates subsequent dicing of the individual dies on the wafer, subsequent to metal contact formation thereon, into individual pre-packaged integrated 20 circuit devices.

Reference is now made to Figs. 7A and 7B, which together illustrate apparatus and methodologies for producing integrated circuit devices in accordance with a preferred embodiment of the present invention. A conventional wafer fabrication facility 380 provides complete wafers 120 (Fig. 3A). Individual wafers 120 are bonded 25 on their active surfaces to protective layers, such as glass layers 126 (Fig. 3A), using epoxy 128 (Fig. 3C), by bonding apparatus 382, preferably having facilities for rotation of the wafer 120, the layer 126 and the epoxy 128 so as to obtain even distribution of the epoxy.

The bonded wafer 121 (Fig. 3C) is thinned (Fig. 3D) at its non-active surface 30 as by grinding apparatus 384, such as Model 32BTGW using 12.5A abrasive, which is commercially available from Speedfam Machines Co. Ltd. of England.

The wafer 121 is then etched at its non-active surface, preferably by

photolithography, such as by using conventional spin-coated photoresist, which is commercially available from Hoechst, under the brand designation AZ 4562.

The photoresist is preferably mask exposed by a suitable UV exposure system 385, such as a Karl Suss Model KSMA6, through a lithography mask 386 to define 5 etched channels 130 (Fig. 3E).

The photoresist is then developed in a development bath (not shown), baked and then etched in a silicon etch solution 388 located in a temperature controlled bath 390. Commercially available equipment for this purpose include a Chemkleen bath and an WHRV circulator both of which are manufactured by Wafab Inc. of the U.S.A.. A 10 suitable conventional silicon etching solution is Isoform Silicon etch, which is commercially available from Micro-Image Technology Ltd. of England. The wafer is conventionally rinsed after etching. The resulting etched wafer is shown in Fig. 3E.

Alternatively, the foregoing wet chemical etching step may be replaced by dry plasma etching.

15 The etched wafer is bonded on the non-active side to another protective layer 142 by bonding apparatus 392, which may be essentially the same as apparatus 382, to produce a doubly bonded wafer sandwich 393 as shown in Fig. 3F.

Notching apparatus 394 initially partially cuts the bonded wafer sandwich 393 of Fig. 3F inwardly from layer 142 to a configuration shown in Fig. 4A including 20 notches 180 (Fig. 4A).

Notching apparatus 394 thereafter partially cuts the bonded wafer sandwich 393 of Fig. 3F inwardly from layer 126 to a configuration shown in Fig. 4B including notches 180 and 181 (Fig. 4B) and cuts the bonded wafer sandwich 393 of Fig. 3F inwardly from layer 142 a configuration shown in Fig. 4B including notches 180 and 25 181 (Fig. 4B), extending mutually non-collinear and normally mutually perpendicular to each other.

The notched wafer 393 is then subjected to anti-corrosion treatment in a bath 396, containing a chromating solution 398, such as described in any of the following 30 U.S. Patents: 2,507,956; 2,851,385 and 2,796,370, the disclosure of which is hereby incorporated by reference.

Conductive layer deposition apparatus 400, which operates by vacuum deposition techniques, such as a Model 903M sputtering machine manufactured by

Material Research Corporation of the U.S.A., is employed to produce a conductive layer initially on surfaces 30, 32 and 18 of each die of the wafer as shown in Fig. 1 and thereafter on surfaces 20, 22 and 14 of each die of the wafer as shown in Fig. 1.

5 Configuration of contact strips 12 and 16 as shown in Fig. 1, is carried out preferably by using conventional electro-deposited photoresist, which is commercially available from DuPont under the brand name Primecoat or from Shipley, under the brand name Eagle. The photoresist is applied to the wafers in a photoresist bath assembly 402 which is commercially available from DuPont or Shipley.

10 The photoresist is preferably light configured by a UV exposure system 404, which may be identical to system 385, using masks 405 and 406 to define suitable etching patterns. The photoresist is then developed in a development bath 407, and then etched in a metal etch solution 408 located in an etching bath 410, thus providing a conductor configuration such as that shown in Fig. 1.

15 The exposed conductive strips 12 and 16 shown in Fig. 1 are then plated, preferably by electroless plating apparatus 412, which is commercially available from Okuno of Japan.

The wafer is then diced into individual pre-packaged integrated circuit devices. Preferably the dicing blade 414 is a diamond resinoid blade of thickness 4 - 12 mils. The resulting dies appear as illustrated generally in Fig. 1.

20 It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described hereinabove. Rather the scope of the present invention includes both combinations and subcombinations of the various features described hereinabove as well as variations and modifications which would occur to persons skilled in the art upon reading the specification and which are 25 not in the prior art.

C L A I M S

1. A packaged integrated circuit comprising:
 - an integrated circuit substrate lying in a substrate plane and having electrical
 5. circuitry formed thereon;
 - a package enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane; and
 10. a plurality of electrical contacts, each connected to said electrical circuitry at said substrate plane, at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface.
 2. A packaged integrated circuit according to claim 1 and wherein said package is a chip-scale package.
- 15
3. A packaged integrated circuit according to claim 1 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.
4. A packaged integrated circuit according to claim 1 and wherein said package
20. includes at least one portion which is at least partially transparent to infra-red radiation.
5. A packaged integrated circuit according to claim 2 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.
- 25
6. A packaged integrated circuit according to claim 2 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.
7. A packaged integrated circuit assembly comprising:
 1. a packaged integrated circuit including an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon, a package enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane and a plurality of electrical contacts, each connected to

said electrical circuitry at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface; and

 at least one additional electrical circuit element mounted onto and supported by

5 said second planar surface and electrically coupled to at least one of said plurality of electrical contacts extending therealong.

8. A packaged integrated circuit assembly according to claim 7 and wherein said at least one additional electrical circuit element comprises an electrical component

10 selected from the group consisting of: passive electrical elements, light generating elements, heat generating elements, light detecting elements, integrated circuits, hybrid circuits, environmental sensors, radiation sensors, micromechanical sensors, mechanical actuators and force sensors.

15 9. A packaged integrated circuit according to claim 7 and wherein said package is a chip-scale package.

10. A packaged integrated circuit according to claim 7 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.

20

11. A packaged integrated circuit according to claim 7 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

12. A packaged integrated circuit according to claim 9 and wherein said package

25 includes at least one portion which is at least partially transparent to visible radiation.

13. A packaged integrated circuit according to claim 9 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

30 14. A method for producing packaged integrated circuits comprising:
 producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon;

providing wafer scale packaging enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane;

forming on said wafer scale packaging a plurality of electrical contacts, each connected to said electrical circuitry at said substrate plane, at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface; and

5 separating said integrated circuit substrate in said wafer scale packaging into a plurality of individual chip packages.

10 15. A method for producing packaged integrated circuits according to claim 14 and wherein said plurality of individual chip packages are chip scale packages.

16. A method according to claim 14 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.

15 17. A method according to claim 14 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

18. A method according to claim 15 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.

20 19. A method according to claim 15 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

25 20. A method for producing packaged integrated circuit assemblies, the method comprising:

producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon;

providing wafer scale packaging enclosing said integrated circuit substrate and

30 defining first and second planar surfaces generally parallel to said substrate plane;

forming on said wafer scale packaging a plurality of electrical contacts, each connected to said electrical circuitry, at least some of said plurality of electrical contacts

extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface;

separating said integrated circuit substrate in said wafer scale packaging into a plurality of individual chip packages; and

5 mounting onto said at second planar surface of at least one of said plurality of individual chip packages, at least one additional electrical circuit element, said at least one additional electrical circuit element being supported by said second planar surface and electrically coupled to at least one of said plurality of electrical contacts extending therewith.

10

21. A method of forming a packaged integrated circuit assembly according to claim 20 and wherein said at least one additional electrical circuit element comprises an electrical component selected from the group consisting of: passive electrical elements, light generating elements, heat generating elements, light detecting elements, integrated circuits, hybrid circuits, environmental sensors, radiation sensors, micromechanical sensors, mechanical actuators and force sensors.

22. A method for producing packaged integrated circuits according to claim 20 and wherein said plurality of individual chip packages are chip scale packages.

20

23. A packaged integrated circuit according to claim 20 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.

24. A packaged integrated circuit according to claim 20 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

25. A packaged integrated circuit according to claim 22 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.

30 26. A packaged integrated circuit according to claim 22 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

27. A method for producing packaged integrated circuit assemblies, the method comprising:

producing, on a wafer scale, an integrated circuit substrate lying in a substrate plane and having electrical circuitry formed thereon;

5 providing wafer scale packaging enclosing said integrated circuit substrate and defining first and second planar surfaces generally parallel to said substrate plane;

10 forming on said wafer scale packaging a plurality of electrical contacts, each connected to said electrical circuitry, at least some of said plurality of electrical contacts extending onto said first planar surface and at least some of said plurality of electrical contacts extending onto said second planar surface;

15 mounting onto said second planar surface of said wafer scale packaging, at least one additional electrical circuit element, said at least one additional electrical circuit element being supported by said second planar surface and electrically coupled to at least one of said plurality of electrical contacts extending therealong; and

15 separating said integrated circuit substrate in said wafer scale packaging into a plurality of individual chip packages.

28. A method of forming a packaged integrated circuit assembly according to claim 27 and wherein said at least one additional electrical circuit element comprises an

20 electrical component selected from the group consisting of: passive electrical elements, light generating elements, heat generating elements, light detecting elements, integrated circuits, hybrid circuits, environmental sensors, radiation sensors, micromechanical sensors, mechanical actuators and force sensors.

25 29. A method for producing packaged integrated circuits according to claim 27 and wherein said plurality of individual chip packages are chip scale packages.

30. A packaged integrated circuit according to claim 27 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.

31. A packaged integrated circuit according to claim 27 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

32. A packaged integrated circuit according to claim 29 and wherein said package includes at least one portion which is at least partially transparent to visible radiation.

5 33. A packaged integrated circuit according to claim 29 and wherein said package includes at least one portion which is at least partially transparent to infra-red radiation.

)

1/12




FIG. 1

2/12




FIG. 2A




FIG. 2B




FIG. 2C

3/12

FIG. 3A





FIG. 3B



4/12




FIG. 3C




FIG. 3D




FIG. 3E






FIG. 3F



5/12



6/12



7/12



8/12

FIG. 5C




FIG. 5D







FIG. 5E



9/12



10/12

FIG.6C




FIG.6D




FIG.6E






FIG. 7A



12/12

FIG. 7B



(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
27 June 2002 (27.06.2002)

PCT

(10) International Publication Number
WO 02/051217 A3

(51) International Patent Classification⁷: H01L 23/02, 23/544, 21/50

(21) International Application Number: PCT/IL01/01183

(22) International Filing Date: 19 December 2001 (19.12.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
140482 21 December 2000 (21.12.2000) IL
09/758,906 11 January 2001 (11.01.2001) US

(74) Agents: SANFORD T. COLB & CO. et al.; P.O. Box 2273, 76122 Rehovot (IL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:


— with international search report

[Continued on next page]

(54) Title: PACKAGED INTEGRATED CIRCUITS AND METHODS OF PRODUCING THEREOF



WO 02/051217 A3



(57) Abstract: A packaged integrated circuit (10) and method for producing thereof including an integrated circuit substrate lying in a substrate plane (24) and having electrical circuitry formed thereon, a package enclosing the integrated circuit substrate and defining first and second planar surfaces generally parallel to the substrate plane and a plurality of electrical contacts, each connected to the electrical circuitry at the substrate plane, at least some of the plurality of electrical contacts extending onto the first planar surface (20) and at least some of the plurality of electrical contacts extending onto the second planar surface (22).



- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report:
24 July 2003

INTERNATIONAL SEARCH REPORT

International application No.

PCT/IL01/01183

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 23/02; H01L 23/544; H01L 21/50
US CL : 257/678,787; 438/106,107,109

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 257/787,678,621,698,627,82; 438/109,106,107; 428/699

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
NONE

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,567,657 A (Wojnarowski et al.) 22 October 1996 (22.10.1996); fig.5	1
X	US 5,814,894 A (Igarashi et al.) 29 September 1998 (29.09.1998) fig1, fig 8A, column 1 line 9	1,2,7,9
---		-----
Y		3-6,11-13
X	US 5,952,712 A (Ikuina et al.) 14 September 1999 (14.09.1999) fig 2, fig 4, abstract	1,2,7,914,15,20,22,27, 29
---		-----
Y		8,16-19, 21,23- 26,28,30-33
Y	US 5,965,933 A (Young et al.) 12 October 1999 (12.10.1999); fig 6	3-6,10-13,16-19,23- 26,30-33

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

09 April 2003 (09.04.2003)

Date of mailing of the international search report

12 MAY 2003

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703)305-3230

Authorized officer

Thinh T Nguyen

Telephone No. 703-305-0421